.
  Vyom World.com . Let's Touch the Sky Together!  
.

Home
VyomWorld.com Home
Interview Questions
VyomLinks.com Home
JobsAssist.com Home
Vyom Network
Contact Us
Jobs & Careers
Resume Submitter
Placement Papers
IT Companies Directory
Computer Jobs
Interview Questions
Online Exams
Vyom Career eMag.
Fun
Send FREE SMS!
SMS Jokes
Source Codes Library
Source Codes Home
ASP Source Codes
C Source Codes
C++ Source Codes
COBOL Source Codes
Java Source Codes
Pascal Source Codes
Submit Source Codes
GATE
GATE an Overview
GATE Preparation
Study Materal
GRE
GRE an Overview
GRE Questions
GRE Preparation
GRE Universities
TOEFL Preparation
TOEFL Resources
GMAT Preparation
GMAT Resources
MBA Preparation
MBA Resources
Networking Concepts
Networking Concepts
Testing Preparation
Testing Resources
Webmasters
Free Traffic Builder
Webmaster Articles
Web Hosting
Tutorials
Hardware Tutorial
1500 Free eBooks New!
Get 30,000 Interview Questions & Answers in an eBook.

Interview Success Kit - Get Success in Job Interviews





Interview Success Kit - Get Success in Job Interviews Interview Success Kit - 30,000 Interview Que. & Ans.


Home » Placement Papers » Cisco Placement Papers » Cisco Placement Paper 4

New Click here to Download 2017 Latest placement papers of this company New


Cisco Placement Paper 4


Advertisements
Advertisements


   

Some Sample  questions (m.tech.)  tech.--24, apti.--20

  1. On cmos power( formula- P=CV*Vf

  2. Lowest noise margin in which logic family--
    a) TTL   b)  CMOS   c)   biCMOS   d)    all have same                                    

  3. If CMOS has tr(rise time)=tf.find Wp/Wn. given beta(n)=2*beta(p)

  4. gm of a transistor is proportional to 
    a)Ic b)Vt c)1/Vt d)none

  5. If A and B are given in 2's complement find A-B in decimal.

  6. Set up time,hold time ,clock to Q delay time (very important)

  7. .3 questions on opamp (transfer function)(2 marks each)

  8. 2 questions on sequence detector (2 marks each)

  9. Logic function boolean expressions(true/false) (3 question-1 mark each)probabily all false

  10. In I/O mapped how do you represent memory(1 mark)                                  

  11. The design of FSM(finite state machine) will--
       a)  increase time of design
       b)  increase delay
       c)  increase power
       d)  all of the above

  12. K-map minimization

  13. Phase locked loop(PLL) 1 question sachin




New Click here to Download 2017 Latest placement papers of this company New




 


.

Recently Updated: New Placement Papers added.
Vyom Network : Web Hosting | Dedicated Server | Free SMS, GRE, GMAT, MBA | Online Exams | Freshers Jobs | Software Downloads | Programming & Source Codes | GRE Preparation | Jobs, Discussions | Software Listing | Free eBooks | Free eBooks | Free Business Info | Interview Questions | Free Tutorials | International Business Information | IAS Preparation | Jokes, Songs, Fun | Free Classifieds | Free Recipes | FAQs | Free Downloads | Bangalore Info | Tech Solutions | Project Outsourcing, Web Hosting | GATE Preparation | MBA Preparation | SAP Info | Excellent Mobiles | Software Testing | Interview Questions | Freshers Jobs | Server Insiders | File Extension Directory

Copyright ©2003-2017 Vyom Technosoft Pvt. Ltd., All Rights Reserved. Read our Privacy Policy